

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

Comparing FPGAs, GPUs and the PS2 using a unified source description

L. W. Howes, P. Price, O. Mencer, O. Beckmann, O. Pell

Department of Computing, Imperial College London

August 28, 2006

Motivation:

Graphics Processing Units - the future?

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?

Accelerators

Benefits

Technology

Related Work

Implementation

ASC targets


Targeting the architectures

Example

Limitations

Results

Conclusions



Motivation: Comparing Accelerators

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?

Accelerators

Benefits

Technology

Related Work

Implementation

ASC targets

Targeting the
architectures

Example

Limitations

Results

Conclusions

- Different characteristics
 - Applications
 - Accelerators
- As a result, accelerators match some applications better than others
- Wish to learn which accelerator is best
 - Experiment fairly
 - A single representation

Motivation: Development

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?

Accelerators

Benefits

Technology

Related Work

Implementation

ASC targets

Targeting the
architectures


Example

Limitations

Results


Conclusions

- Heterogeneous architectures
- A variety of programming methodologies
- Even high level languages require low level knowledge
- Development becomes slow and expensive
- Use a single source description



Motivation: Single Source Benefits

- Fair comparison of performance on different architectures
 - May need architecture specific optimisations
- Easier development for multiple architectures
 - Could use architecture specific optimisations
 - Allow integration of multiple accelerators into a project
 - sharing the performance gain



FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators

Benefits

Technology

Related Work

Implementation

ASC targets
Targeting the
architectures

Example
Limitations

Results

Conclusions

Target: FPGAs

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?

Accelerators

Benefits

Technology

Related Work

Implementation

ASC targets

Targeting the
architectures


Example

Limitations

Results

Conclusions

- Flexible
- Highly parallel
- Generally considered to be very difficult to program



Target: GPUs

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation


ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

7 / 21

- Highly parallel
- Widespread and used to accelerate graphics processing, largely for games
- Relatively low cost
- Recently being investigated for general purpose computation



Target: PS2

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work


Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

- Core MIPS processor
- Programmable vector units with local memory
- Large install base
- The real benefit: A step towards Cell



Related Work

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

- McCool et. al.; SIGGRAPH 2002
Shader Metaprogramming
- Cope et. al.; FPT 2005
Have GPUs made FPGAs redundant in the field of Video Processing?
- Cornwall et. al.; IPDPS 2006
Automatically Translating a General Purpose C++ Image Processing Library for GPUs
- Trancoso et. al.; DSD 2005
Exploring Graphics Processor Performance for General Purpose Applications
- Pavan Tumati; Undergraduate Thesis, Univ. Illinois
Sony Playstation-2 VPU: A Study on the Feasibility of Utilizing Gaming Vector Hardware for Scientific Computing

A Stream Compiler - ASC

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work


Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results


Conclusions

- Generates stream architectures for FPGAs
- C++ object oriented approach to development
- Combines algorithm, architecture and arithmetic levels into a single tool



ASC Compilation

- Map a data-flow graph directly to hardware
- High throughput, low clock frequency



FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results


Conclusions

ASC for other architectures

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

- ASC code represents the data flow of a program
- The ASC data flow can be implemented for various architectures



Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation


ASC targets
Targeting the architectures
Example
Limitations

Results

Conclusions

Targeting the PS2

- PS2 vector units take entire data flow
- Input data is split into blocks
- Data is fed to vector units to process each block in turn
- Makes use of operations on vector registers
- Can use both vector units to improve parallelism



FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the architectures
Example
Limitations

Results

Conclusions

Targeting the GPU

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work


Implementation

ASC targets
**Targeting the
architectures**
Example
Limitations

Results

Conclusions

- Split data flow at various points and divide into computation kernels separated by intermediate arrays
 - Split at points of data reuse
 - Split where kernel complexity would be high
- Uses the OpenGL Shader Language to program the GPU



Example: ASC code targeting the GPU

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures

Example
Limitations

Results

Conclusions

15 / 21

Example

```
STREAM_START;
```

```
HWfloat input(IN);  
HWfloat temporary(TMP);  
HWfloat intermediate(TMP);  
HWfloat output(OUT);
```

```
STREAM_LOOP(40);
```

```
temporary = input + prev(input,2);  
intermediate = temporary + prev(temporary,2);  
output = input + prev(intermediate,3)  
         + prev(temporary,4);
```

```
STREAM_END_GLSL;
```

Example: GLSL output for previous example

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures

Example
Limitations

Results

Conclusions

16 / 21

Example


```
string ks__temporary10 =
    "void main(uniform samplerRect in__inputvar1) \n"
    "{\n"
    "  vec4 __temporary10;\n"
    "  vec4 in__inputvar1_var_P0;\n"
    "  in__inputvar1_var_P0 =
textureRect( in__inputvar1, vec2(gl_TexCoord[0].s, 0)).rgba;\n"
    "  vec4 in__inputvar1_var_P2;\n"
    "  in__inputvar1_var_P2.r = in__inputvar1_var_P0.b;\n"
    "  in__inputvar1_var_P2.g = in__inputvar1_var_P0.a;\n"
    "  in__inputvar1_var_P2.b =
textureRect( in__inputvar1, vec2(gl_TexCoord[0].s + 1, 0)).r;\n"
    "  in__inputvar1_var_P2.a =
textureRect( in__inputvar1, vec2(gl_TexCoord[0].s + 1, 0)).g;\n"
    "  __temporary10.rgba = (
in__inputvar1_var_P2.rgba + in__inputvar1_var_P0.rgba );\n"
    "  gl_FragColor.rgba = __temporary10;\n"
    "}\n"; /* End kernel k__temporary10*/

...
glslProgram.setProgram(ks_out__C5);
glslProgram.setInputArray("in__A1", in__A1, TEXTURESIZEX, TEXTURESIZEY, 4);
glslProgram.setInputArray("in__B3", in__B3, TEXTURESIZEX, TEXTURESIZEY, 4);
glslProgram.setIteratorDimensions(TEXTURESIZEX, TEXTURESIZEY);
float *outputsout__C5[1] = {out__C5};
glslProgram.setOutputs(1, outputsout__C5, TEXTURESIZEX, TEXTURESIZEY, 4);
glslProgram.run();

...
```


Limitations of the GPU

- Each output value requires a separate kernel execution
- Fragment executions cannot communicate
- Feedback loops limited by the lack of communication
- Executions occur automatically in hardware
- The order of execution is left undefined



FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

Results: Montecarlo Simulation

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology


Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions



Results: FFT

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology


Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions



Summary and conclusions

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

- Multiple heterogenous acceleration architectures
- Experimenting can be difficult
- Use a single representation and try multiple targets
 - Compare the performance characteristics of the target architectures
 - Utilise multiple target architectures in achieving acceleration goals
 - Make best use of individual characteristics
- Early results, more optimisation effort needed

Questions?

FPL 2006

L. W. Howes
P. Price
O. Mencer
O. Beckmann
O. Pell

Motivation

The Future?
Accelerators
Benefits
Technology

Related Work

Implementation

ASC targets
Targeting the
architectures
Example
Limitations

Results

Conclusions

Any questions?