

AMDZ

HSA and the modern GPU

LEE HOWES JUNE 03, 2013

HSA AND THE MODERN GPU

In this brief talk we will cover three topics:

- Changes to the shader core and memory system
- Changes to the use of pointers
- Architected definitions to use these new features

▶ We'll look both at how the hardware is becoming more flexible and give some idea about why



The HD7970 and Graphics Core Next

AMD RADEON™ HD7970 - GLOBALLY

A multi-core superscalar parallel processing engine

Two command processors

- Capable of processing two command queues concurrently

Full read/write cache hierarchy

- SIMD cores grouped in fours
 - Scalar data and instruction cache per cluster
 - L1, LDS and scalar processor per core

Up to 32 cores / compute units


				ŀ	AMD F	Radeo	n l	HD797(D				
C	Asy		ronous Comp ommand Pro		the second second	e				ous Compute mand Proces	20 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	ţine	
he	ЭC	SC SC	SIMD Core SIMD Core	L1 L1	LDS LDS			LDS LDS	L1 L1	SIMD Core SIMD Core	SC SC	10	SC
SC cache	I cache	SC	SIMD Core	11	LDS		8	LDS	L1	SIMD Core	SC	cache	SC cache
S			SIMD Core	L1	LDS	ace		LDS	L1	SIMD Core	SC		
e		SC	SIMD Core	11	LDS	Bead/Write memory interface		LDS	11	SIMD Core	SC	-	S
ach	cache	SC	interpretation processing water and	L1	LDS	int		LDS	L1	SIMD Core	SC	I cache	Ca
SC cache	1 ca	SC	SIMD Core	11	LDS	20		LDS	L1	SIMD Core	SC	che	SC cache
S		SC	SIMD Core	11	LDS	U U		LDS	11	SIMD Core	SC	1.170	n
e		SC	SIMD Core	L1	LDS	Ĕ		LDS	L1	SIMD Core	SC	_	S
SC cache	I cache	SC	SIMD Core	L1	LDS	ite		LDS	11	SIMD Core	SC	cache	SC cache
S	Ca	SC	SIMD Core	L1	LDS	N		LDS	L1	SIMD Core	SC	che	Ch
S		SC	SIMD Core	L1	LDS	/pe		LDS	L1	SIMD Core	SC		P
e		SC	SIMD Core	L1	LDS	Re		LDS	11	SIMD Core	SC		S
ach	cache	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	6	00
SC cache	Ca	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	I cache	SC cache
S		SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC		P
	Level 2 cache												
				G	DDR5	Mem	or	y Syste	m				

COMMAND PROCESSORS

- Consume input packets
 - Compute packets for most of us, (currently) generated from OpenCL[™] commands
 - Graphics packets follow a similar path
- Multiple queues processed
 - So multiple queues can be in progress simultaneously
 - Enables concurrent execution of kernels
- Command processor instructs a scheduler to generate work
 - Scheduler generates work to place on the machine as capacity is available
 - Work is generated in the form of wavefronts
 - A wavefront is analogous to a CPU thread and represents 64 OpenCL work items, or 64 parallel instances of the OpenCL kernel program as written.

				,	AMD F	Radeon	h HI	D797	D				
	Asy		ronous Comp ommand Pro		the second second	e	A			ous Compute mand Proces	1 1 1 1 1 1 m	ine	
e		SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC		S
ach	cache	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	ca	C
SC cache	Ca	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	cache	SC cache
S		SC	SIMD Core	L1	LDS	ace		LDS	L1	SIMD Core	SC		P
e	-	SC	SIMD Core	L1	LDS	Read/Write memory interface		LDS	L1	SIMD Core	SC		S
ach	cache	SC	SIMD Core	L1	LDS	int		LDS	L1	SIMD Core	SC	ca	00
SC cache	Ca	SC	SIMD Core	L1	LDS	2		LDS	L1	SIMD Core	SC	I cache	SC cache
S		SC	SIMD Core	L1	LDS	- Mail	j	LDS	L1	SIMD Core	SC	100	ø
e		SC	SIMD Core	L1	LDS	me	1	LDS	L1	SIMD Core	SC		S
SC cache	cache	SC	SIMD Core	L1	LDS	ite		LDS	11	SIMD Core	SC	Ca	SC cache
C	Ca	SC	SIMD Core	L1	LDS	Š		LDS	L1	SIMD Core	SC	cache	ach
S		SC	SIMD Core	L1	LDS	/pe		LDS	L1	SIMD Core	SC		n
e		SC	SIMD Core	L1	LDS	Rei		LDS	L1	SIMD Core	SC		S
SC cache	cache	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	3	SC cache
Ű	Ca	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	cache	ach
S		SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC		P
						evel 2 c							
				G	DDR5	Memo	ory	Syste	m				

THE SIMD CORE



▶ The heart of Graphics Core Next:

- A scalar processor with four 16-wide vector units
- Each lane of the vector unit is a full single precision floating point unit

Caches and a very large register file

MAPPING FROM THE PROGRAMMING LEVEL

We often view GPU programming as a set of independent threads, more reasonably known as "work items" in OpenCL: float fn0(float a,float b) { if(a>b) return((a-b)*a); else return((b-a)*b);

Which we flatten via a sequence of compilation steps to a GPU ISA:

v_cmp_gt_f32	r0,r1
s_mov_b64	s0,exec
s_and_b64	exec,vcc,exec
s_cbranch_vccz	label0
v_sub_f32	r2,r0,r1
v_mul_f32	r2,r2,r0
label0:	
s_andn2_b64	<pre>exec,s0,exec</pre>
s_cbranch_execz	label1
v_sub_f32	r2,r1,r0
v_mul_f32	r2,r2,r1
label1:	
s_mov_b64	exec,s0

SIMD EXECUTION

> You are probably aware that in reality, work items aren't threads.


The majority of modern GPUs follow a SIMD architecture

- Each work item describes a lane of execution
- Multiple work items execute together in SIMD fashion with a single program counter
- Some clever mask management to handle divergent control flow across the vector


So trivially, you might imagine something like the following:

<u></u>	<u>r0,r1</u>	v_cmp_gt_f32	<u>=0,=1</u>	v_cmp_gt_f32	<u>r0,r1</u>
e_mov_b64	s0,exec	s_mov_b64	50, exec	s_mov_b64	s0,exec
s_and_b64	exec,vcc,exec	s_and_b64	exec, vcc, exec	s_and_b64	exec, voc, exec
s_cbranch_vccz	label0	s_cbranch_vccz	label0	s_cbranch_vccz	label0
v_sub_f32	r2,r0,r1	v_sub_f32	r2,r0,r1	v_sub_f32	r2,r0,r1
v_mul_f32	r2,r2,r0	v_mul_f32	r2,r2,r0	v_mul_f32	r2,r2,r0
label0:		label0:		label0:	
s_andn2_b64	exec,s0,exec	s_andn2_b64	exec,s0,exec	s_andn2_b64	exec,s0,exec
s_cbranch_execz	label1	s_cbranch_execz	label1	s_cbranch_execz	label1
v_sub_f32	r2,r1,r0	v_sub_f32	r2,r1,r0	v_sub_f32	r2,r1,r0
v_mul_f32	r2,r2,r1	v_mul_f32	r2,r2,r1	v_mul_f32	r2,r2,r1
Label1:		label1:		label1:	
s mov b64	exec,s0	s mov b64	exec,s0	s mov b64	exec,s0


ACTUALLY, A LITTLE MORE INTERESTING THAN THAT







FAMILIAR?



EXECUTION OVER A VECTOR

Taking the same example, running over a fictional 4-element vector (the HD7970 uses a 64-element) vector execution):



SOME LESSONS FROM THIS

▶ We could compile SPMD code in a similar fashion to a modern CPU:

- In this case using SSE intrinsics
- Mask operations performed directly on vector registers, but the effect is the same

v_cmp_gt_f32	r0,r1	<pre>vcc = _mm_cmpeq_epi32(r0, r1)</pre>
s_mov_b64	s0,exec	exec = s0;
s_and_b64	exec,vcc,exec	<pre>exec = _mm_and_ps(vcc, exec);</pre>
$s_cbranch_vccz$	label0	<pre>int a = _mm_movemask_ps(vcc);</pre>
		if(a) goto label0
v_sub_f32	r2,r0,r1	$r2 = _mm_sub_ps(r0, r1);$
v_mul_f32	r2,r2,r0	$r0 = mm_mul_ps(r2, r2);$
label0:		label0:
s_andn2_b64	exec,s0,exec	$exec = _mm_and_ps(s0, exec);$
s_cbranch_execz	label1	<pre>int a = _mm_movemask_ps(exec)</pre>
		if(a) goto label1
v_sub_f32	r2,r1,r0	$r0 = _mm_sub_ps(r1, r2);$
v_mul_f32	r2,r2,r1	$r1 = mm_mul_ps(r2, r2);$
label1:		label1:
s_mov_b64	exec,s0	s0 = exec;

SOME LESSONS FROM THIS

Modern GPUs are not as different from CPUs as marking departments often like to claim

- The differences are absolutely NOT core count
- Thread count, is a different story

The SPMD-on-SIMD or SIMT mapping is almost entirely a tool chain construct

- It may have some hardware acceleration
- In general it maps to traditional vector units

THE CACHE HIERARCHY

Up to 512kB of L2 cache

- Fully read/write
- Coherent across the device
- Associated with the memory interfaces

16kB of L1 cache per core

- Fully read/write
- Write through
- Relaxed consistency

Local data share

- The <u>local memory in OpenCL</u>
- Program controlled scratchpad memory
- Allocations are shared across multiple work-items in an OpenCL workgroup
- 64kB/core


Note that there is also 256kB of registers per core

	AMD Radeon HD7970													
	Asy		onous Comp		and the second second	е		A			ous Comput	10 10 10 M	gine	
		/0	ommand Pro	cess	or				1	Com	mand Proces	ssor		
	SC SIMD Core L1 LDS L1 SIMD Core SC _ g													
SC cache	cache	SC	SIMD Core	L1	LDS				LDS	L1	SIMD Core	SC	1 ca	SC cache
S	Ca	SC	SIMD Core	L1	LDS				LDS	L1	SIMD Core	SC	cache	act
S	-	SC	SIMD Core	L1	LDS		Ce		LDS	L1	SIMD Core	SC	6	e
e		SC	SIMD Core	L1	LDS		erfa		LDS	L1	SIMD Core	SC		S
ach	che	SC	SIMD Core	L1	LDS		inte		LDS	L1	SIMD Core	SC	I cache	SC cache
SC SIMD Core L1 LDS L1 SIMD Core SC and SC SIMD Core L1 LDS L1 SIMD Core SC SC SIMD Core L1 LDS L1 SIMD Core SC SC SIMD Core L1 LDS L1 SIMD Core SC SC SIMD Core L1 LDS L1 SIMD Core SC SC SIMD Core L1 LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 LDS LDS LDS LDS SIMD Core											che	ach		
SC SIMD Core L1 LDS E LDS L1 SIMD Core S										SC		æ		
e		SC	SIMD Core	L1	LDS		me		LDS	L1	SIMD Core	SC		S
SC cache	cache	SC	SIMD Core	L1	LDS		ite		LDS	11	SIMD Core	SC	cache	SC cache
U U	C	SC	SIMD Core	L1	LDS		Nr.		LDS	L1	SIMD Core	SC		ach
S		SC	SIMD Core	L1	LDS		/pe		LDS	L1	SIMD Core	SC		P
e		SC	SIMD Core	L1	LDS		Rei		LDS	L1	SIMD Core	SC		S
SC cache	cache	SC	SIMD Core	L1	LDS				LDS	L1	SIMD Core	SC	l cache	SC cache
Ű	Ca	SC	SIMD Core	L1	LDS				LDS	L1	SIMD Core	SC	che	ach
S		SC	SIMD Core	L1	LDS				LDS	L1	SIMD Core	SC		n
	-			-		-			1923					
L					Le	eve	el 2 c	acł	ne					
	GDDR5 Memory System													


MEMORY CONSISTENCY

Write through L1

- Each write will commit to L2 in order
- Dirty masks ensure merging on write to L2
- Partially clean lines will be evicted from L1 to force a merge into a full cache line from L2
- Fully dirty lines will not evict so the next read will be directly from L1
- Reads will read from L1 if data is available
 - Must be forced to read from L2
- Implementing consistent memory operations requires the use of two primary functions
 - Setting the GLC (globally coherent) bit on the read instruction to invalidate the L1 line and read from L2
 - Use the S_WAITCNT instruction to wait for previous memory accesses to have completed




"TRINITY" APU FLOORPLAN 32nm SOI, 246mm2, 1.303BN TRANSISTORS



THE TRINITY APU MEMORY SYSTEM

- CPU and GPU both have direct paths to northbridge
- The GPU has a second route
 - The Fusion Control Link
 - Allows GPU access to x86 memory space
 - Allows interaction with the CPU caches
 - Supports platform coherent memory
 - Coherency switches from GPU L2 to CPU L2 for this path
- Memory allocations are marked
 - Switch between paths at the page level







Shared Virtual Memory

EXPANDING THE MEMORY SYSTEM - HUMA

- GCN-based devices are more flexible
 - Start to look like CPUs with few obvious shortcomings


The Trinity APU integrates GPU and CPU cores very closely

- It can share memory consistently
- However, that shared memory must be addressed physically
- It is pinned by the driver this is limited

We needed to go a step further on an SoC

- Memory in those caches should be the same memory used by the "host" CPU
- In the long run, the CPU and GPU become peers, rather than having a host/slave relationship

WHAT DOES THIS MEAN?





- The final step is to coherent, virtual and pageable access to system memory from the GPU's memory controller
- The GPU needs to:
 - Use a virtual x86 address
 - Find that that address in the TLB
 - If the address is not in the TLB, read the page tables to find it
 - If the page is not in memory at all, ask that it be moved in and wait for completion
- The latest discrete GPUs can do this, and Trinity has the beginnings with the IOMMU (input output memory management unit) version 2
 - Although Trinity's GPU cores are an earlier generation and cannot make use of it

USE CASES FOR THIS ARE FAIRLY OBVIOUS

Pointer chasing algorithms with mixed GPU/CPU use

Algorithms that construct data on the CPU, use it on the GPU

Allows for more fine-grained data use without explicit copies

Covers cases where explicit copies are difficult:

- Picture OS allocated data that the OpenCL runtime doesn't know about

However, that wasn't quite enough to achieve our goals...

AMD




Architected Access

HETEROGENEOUS SYSTEM ARCHITECTURE – AN OPEN PLATFORM

AMD

- Open Architecture, published specifications –HSAIL virtual ISA
 - -HSA memory model
 - -Architected Queuing Language
- HSA system architecture
 - -Inviting partners to join us, in all areas
 - -Hardware companies
 - -Operating Systems
 - -Tools and Middleware
 - -Applications
- HSA Foundation has been formed



ARCHITECTED INTERFACES

- Standardize interfaces to features of the system
 - -The compute cores
 - -The memory hierarchy
 - -Work dispatch
- Standardize access to the device
 - -Memory backed queues
 - -User space data structures

				ļ	AMD F	tadeon	H	D797	0				
1	\sy		onous Comp ommand Pro		the second second	9	A			ous Compute mand Proces	20 20 20 C	ţine	
e		SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC		S
SC cache	cacne	SC	SIMD Core	11	LDS			LDS	L1	SIMD Core	SC	cache	SC cache
ů.	Ca	SC	SIMD Core	L1	LDS	1000		LDS	L1	SIMD Core	SC	che	- Ch
S		SC	SIMD Core	L1	LDS	ace		LDS	L1	SIMD Core	SC		e
e		SC	SIMD Core	L1	LDS	erfe		LDS	L1	SIMD Core	SC		S
ach	cache	SC	SIMD Core	L1	LDS	int		LDS	L1	SIMD Core	SC	Ca	Co
SC cache	Ca	SC	SIMD Core	L1	LDS	2		LDS	L1	SIMD Core	SC	I cache	SC cache
S.		SC	SIMD Core	11	LDS	DE .	1	LDS	L1	SIMD Core	SC		0
e		SC	SIMD Core	L1	LDS	Read/Write memory interface		LDS	L1	SIMD Core	SC		S
SC cache	cache	SC	SIMD Core	L1	LDS	ite		LDS	L1	SIMD Core	SC	I cache	SC cache
U U	Ca	SC	SIMD Core	L1	LDS	Ň		LDS	L1	SIMD Core	SC	che	ach
		SC	SIMD Core	L1	LDS	/pe		LDS	L1	SIMD Core	SC	10	Ø
SC cache		SC	SIMD Core	L1	LDS	Rea		LDS	L1	SIMD Core	SC		S
· Sch	cache	SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	I cache	SC cache
ů U	Š	SC	SIMD Core	11	LDS			LDS	L1	SIMD Core	SC	che	ach
S.		SC	SIMD Core	L1	LDS			LDS	L1	SIMD Core	SC	10	ē
					Le	vel 2 c	acl	ne					
				G	DDR5	Memo	ory	Syste	m				

HSA INTERMEDIATE LAYER - HSAIL

HSAIL is a virtual ISA for parallel programs —Finalized to ISA by a runtime compiler or "Finalizer"

Explicitly parallel

-Designed for data parallel programming

Support for exceptions, virtual functions, and other high level language features

Syscall methods

–GPU code can call directly to system services, IO, printf, etc

Debugging support

		AMD Ra	adeon	HD7970			
Asy	nchronous Comp / Command Pro	and the second second second second		and the second se	ous Compute mand Proces	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ine
0	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	S
SC cache I cache	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	SC cache I cache
Ca	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	ach
- S	SC SIMD Core	L1 LDS	ce	LDS L1	SIMD Core	SC	i n
υ	SC SIMD Core	L1 LDS	Read/Write memory interface	LDS L1	SIMD Core	SC	
cache	SC SIMD Core	L1 LDS	inte	LDS L1	SIMD Core	SC	Ca
SC cache I cache	SC SIMD Core	L1 LDS	2	LDS L1	SIMD Core	SC	SC cache I cache
100	SC SIMD Core	L1 LDS	DE .	LDS L1	SIMD Core	SC	in the
SC cache I cache	SC SIMD Core	L1 LDS	me	LDS L1	SIMD Core	SC	- 5
cache cache	SC SIMD Core	L1 LDS	ite	LDS L1	SIMD Core	SC	C cach
202	SC SIMD Core	L1 LDS	ž	LDS L1	SIMD Core	SC	SC cache I cache
	SC SIMD Core	L1 LDS	/pe	LDS L1	SIMD Core	SC	n n
9 11	SC SIMD Core	L1 LDS	Re	LDS L1	SIMD Core	SC	- 5
cache	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	Ca
SC cache I cache	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	SC cache I cache
S	SC SIMD Core	L1 LDS		LDS L1	SIMD Core	SC	a l
		Lev	el 2 ca	iche			
		GDDR5 N	/lemoi	ry System			

AMDD

HSA MEMORY MODEL

- Designed to be compatible with C++11, Java and .NET Memory Models
- Relaxed consistency memory model for parallel compute performance
- Loads and stores can be re-ordered by the finalizer
- Visibility controlled by:
 - -Load.Acquire
 - -Store.Release
 - **–**Barriers

			A	MD F	Radeon	HD7	97(D				
	Asy	nchronous Comp / Command Pro		the second second	e	Asy			ous Compute mand Proces	10 10 1 1 m	tine	8
e		SC SIMD Core	L1	LDS		L	DS	L1	SIMD Core	SC		S
SC cache	cache	SC SIMD Core	11	LDS		L	DS	L1	SIMD Core	SC	ca	SC cache
U U	Ca	SC SIMD Core	11	LDS		L	DS	L1	SIMD Core	SC	cache	ach
S		SC SIMD Core	L1	LDS	ace	L	DS	L1	SIMD Core	SC		e
e	-	SC SIMD Core	L1	LDS	Read/Write memory interface	L	DS	L1	SIMD Core	SC	_	S
SC cache	cache	SC SIMD Core	L1	LDS	int	L	DS	L1	SIMD Core	SC	cache	SC cache
U U	Ca	SC SIMD Core	L1	LDS	2V	L	DS	L1	SIMD Core	SC	che	sch
S		SC SIMD Core	L1	LDS	E C	2 million	DS	11	SIMD Core	SC		ø
e		SC SIMD Core	L1	LDS	Ĕ	1	DS	L1	SIMD Core	SC	_	S
SC cache	cache	SC SIMD Core	L1	LDS	ite	The second se	DS	11	SIMD Core	SC	cache	SC cache
ů	Ca	SC SIMD Core	11	LDS	Ň	Entern	DS	L1	SIMD Core	SC	che	sch
S		SC SIMD Core	11	LDS	/pe	- Dates	DS	L1	SIMD Core	SC		P
e	-	SC SIMD Core	L1	LDS	Re	Contraction of Contra	DS	11	SIMD Core	SC	_	S
SC cache	cache	SC SIMD Core	L1	LDS		L	DS	L1	SIMD Core	SC	cache	SC cache
U U	5	SC SIMD Core	11	LDS		Testine	DS	11	SIMD Core	SC	che	ch
S		SC SIMD Core	L1	LDS		L	DS	L1	SIMD Core	SC		Ð
	Level 2 cache											
			G	DDR5	Memo	ry Sy	ste	m				

HSA MEMORY MODEL

A strict memory model allows us to reason about correctness of communicating processes

- This sort of strengthening of the memory model allows for predictable locks, lock free data structures and similar concepts
 - Work item -> work item communication
 - Pipelines
 - Locking of shared data by concurrent work items

It also provides a stronger basis for academic research

 While relying on OpenCL concurrency has never been portable, adding the HSA memory model would at least make the communication guarantees reliable

HSAIL 0.95 PROGRAMMERS REFERENCE MANUAL NOW PUBLIC



Available at hsafoundation.com

Announced on May 29th

Describes:

- -The RISC-like virtual ISA
- -Binary format
- Memory model

version 1:0:\$full:\$small;

function &get_global_id(arg_u32 %ret_val) (arg_u32 %arg_val0);

function &abort() ();

kernel & OpenCL vec add kernel(kernarg_u32 %arg_val0, kernarg_u32 %arg_val1, kernarg_u32 %arg_val2, kernarg_u32 %arg_val3) @___OpenCL_vec_add_kernel_entry: // BB#0: // %entry ld kernarg u32 \$s0, [%arg val3]; workitemabsid_u32 \$s1, 0; cmp lt b1 u32 \$c0, \$s1, \$s0; ld_kernarg_u32 \$s0, [%arg_val2]; ld kernarg u32 \$s2, [%arg val1]; ld kernarg u32 \$s3, [%arg val0]; cbr \$c0, @BB0_2; brn @BB0 1; @BB0 1: // %if.end ret; @BB0 2: // %if.then shl_u32 \$s1, \$s1, 2; add_u32 \$s2, \$s2, \$s1; ld_global_f32 \$s2, [\$s2]; add u32 \$s3, \$s3, \$s1; ld global f32 \$s3, [\$s3]; add f32 \$s2, \$s3, \$s2; add u32 \$s0, \$s0, \$s1; st_global_f32 \$s2, [\$s0]; brn @BB0_1;

ARCHITECTED QUEUING LANGUAGE


- Defines dispatch characteristics in a small packet in memory
 - -Platform neutral work offload
- Designed to be interpreted by the device
 - -Firmware implementations
 - -Or directly implemented in hardware

				,	AMD R	adeon	HD797	0				
A	sy		onous Comp		the second second	2			ous Comput	10 10 10 10 T	şine	16
		/ Co	ommand Pro	cess	or		1	Com	mand Proce	ssor		
-02	1	SC	SIMD Core	L1	LDS	-	LDS	L1	SIMD Core	SC	1	5
SC cache		SC	SIMD Core	L1	LDS		LDS	L1	SIMD Core	SC	Ca	SC cache
CCa		SC	SIMD Core	L1	LDS		LDS	L1	SIMD Core	SC	cache	ach
S -		SC	SIMD Core	L1	LDS	Ce	LDS	L1	SIMD Core	SC		ē
υ.	10	SC	SIMD Core	L1	LDS	Read/Write memory interface	LDS	L1	SIMD Core	SC		S
SC cache		SC	SIMD Core	L1	LDS	inte	LDS	L1	SIMD Core	SC	I cache	SC cache
C C		SC	SIMD Core	L1	LDS	2	LDS	L1	SIMD Core	SC	che	ach
S	lí	SC	SIMD Core	11	LDS	DE O	LDS	L1	SIMD Core	SC		ø
υ.	l	SC	SIMD Core	L1	LDS	me	LDS	L1	SIMD Core	SC		S
SC cache		SC	SIMD Core	11	LDS	ite	LDS	L1	SIMD Core	SC	I cache	SC cache
00		SC	SIMD Core	11	LDS	ž	LDS	L1	SIMD Core	SC	che	ach
S -		SC	SIMD Core	11	LDS	/pe	LDS	L1	SIMD Core	SC		P
υ,		SC	SIMD Core	L1	LDS	Rei	LDS	L1	SIMD Core	SC		S
cache		SC	SIMD Core	L1	LDS	1.00	LDS	L1	SIMD Core	SC	8	0
SC cache		SC	SIMD Core	L1	LDS		LDS	L1	SIMD Core	SC	cache	SC cache
s -		SC	SIMD Core	L1	LDS		LDS	L1	SIMD Core	SC		P
					Le	vel 2 ca	ache					
				G	DDR5	Memo	ry Syste	m				

QUEUES

User space memory allows queues to span devices

- Standardized packet format (AQL) enables flexible and portable use
- Single consumer, multiple producer of work
 - -Enables support for task queuing runtimes and device->self enqueue





Architected Dispatch

WHAT DO THESE CAPABILITIES OFFER US?

Combining:

- Shared virtual memory
- A strong memory model
- Architected communication packets the world opens

Offers huge power, safety and a world of opportunities

Let's look at a couple of immediate benefits

SECURITY IMPROVEMENTS WITH HSA


▶ With HSA, GPU operates in the same security infrastructure as the CPU


- User and privileged memory
- -Read, write and execute protections by page table entry
- Internally, the GPU partitions functionality by privilege level
 - -User mode compute queues can only run AQL packets
 - User mode graphics command buffers cannot write privileged registers
- HSA supports fixed time context switching, which is resistant to denial of service (DoS) attacks
 - Today's GPUs are vulnerable to denial of service attacks
 - Long or infinite shader programs
 - Full GPU reset required to restore service
 - -With HSA, fair scheduling and context switching ensures a responsive system

AMD


EXPANDING SVM SCOPE TOWARDS POWERFUL DEVICE CONTROL


We need a global view of the GPU, not just of the shader cores AMD Radeon HD7970 Asynchronous Compute Engine Asynchronous Compute Engine / Command Processor / Command Processor SC SIMD Core L1 LDS LDS L1 SIMD Core SC cache L1 SIMD Core SC SC SIMD Core L1 LDS LDS cache Most importantly! We need to be able to compute on the L1 SIMD Core SC SIMD Core L1 LDS LDS SC L1 LDS Read/Write memory interface L1 SIMD Core SC SC SIMD Core LDS same data here. SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SC cache SC SIMD Core L1 LDS LDS L1 SIMD Core SC cache che SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC SIMD Core L1 SIMD Core SC L1 LDS LDS SC SIMD Core L1 LDS L1 SIMD Core SC LDS S SC cache SC SIMD Core L1 LDS LDS L1 SIMD Core SC cache iche SC SIMD Core L1 LDS LDS L1 SIMD Core SC LDS L1 SIMD Core SC SC SIMD Core L1 LDS Of course, we need to see the SC SIMD Core L1 LDS LDS L1 SIMD Core SC SC L1 SIMD Core SC data here too L1 LDS SC SIMD Core LDS cache che SC SIMD Core L1 LDS L1 SIMD Core SC LDS SC SIMD Core L1 LDS LDS L1 SIMD Core SC Level 2 cache Let's look at how GPU work dispatch works currently **GDDR5 Memory System**





FUTURE COMMAND AND DISPATCH FLOW






- User mode queuing
- Hardware scheduling
- Low dispatch times

- No required APIs
- No Soft Queues
- No User Mode Drivers
- No Kernel Mode Transitions
- No Overhead!



Advances do not stop...

ARCHITECTURE PROGRESSION



Questions?

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION

© 2013 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. OpenCL is a trademark of Apple Inc. used with permission by Khronos. Other names are for informational purposes only and may be trademarks of their respective owners.